SCALE: a Cross-Vendor extension of the CUDA Programming Model for GPUs

Manos Pavlidakis



The need for High Performance at Low Energy Consumption

- The use of **accelerators increases**
- Accelerator **heterogeneity** increases [1, 2]
 - Different applications have different needs
 - Inference CPU, ASIC
 - Training GPU, FPGA
- New accelerator APIs are continually emerging [3]
 - E.g. NVIDIA \rightarrow CUDA, AMD \rightarrow RoCM, intel \rightarrow oneAPI


[1] DOE ASCR Basic Research Needs Workshop 2018, Extreme Heterogeneity

[2] HPCA 2018, Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective

[3] ASPLOS 2020, AvA: Accelerated Virtualization of Accelerators

80 **75 billion \$** 60 **Billion USD** 40 20 2023 2025 2027 2019 2021

> https://www.grandviewresearch.com/industry-a nalysis/data-center-accelerator-market-report



Datacenter accelerator market size

■ ASIC ■ GPU ■ FPGA ■ CPU

Problem: CUDA Dominates the GPGPU Ecosystem

- **CUDA** is the **most widely-used** GPGPU programming language
- CUDA is awesome:
 - Early Entry and Maturity: almost 20 years in the market
 - Extensive ecosystem: wide range of libraries, debugging tools, profilers
 - **Broad Adoption** in ML and AI: TensorFlow, PyTorch
 - Vast community of developers and extensive documentation

CUDA can only target NVIDIA hardware leading to vendor lock-in !

Challenge: Make GPU Programs as Portable as CPU ones

• There are two solutions to run the same app on heterogeneous accelerators

1st: Use the accelerator API: Maintaining one app version per accelerator

• N versions, where N equals to the num of accelerators

2nd: Use cross-platform solutions (e.g., SYCL, HIP, Kokkos)

• At least two versions of the code

Automatic Source2Source Translation Does Not Work

- Translators as HIPify and SYCLomatic transform CUDA to HIP or SYCL
- Source to source translation has serious issues
 - Incomplete code conversion
 - NVIDIA CUDA and Clang-CUDA are subtly different languages → The "dialect problem"
 - No PTX Support: Inline PTX blocks require manual porting
 - **Macros** are challenging for source translators

Once done: now you have two codebases to maintain !

SCALE: Ahead-Of-Time Compilation of CUDA for AMD GPUs

- Goal: **Expand CUDA to** support **multiple accelerators** (now AMD)
 - Make **GPU code as CPU**: write once, recompile for different hw

• SCALE

- Avoids maintaining **multiple versions** of **code**
- Converts PTX Assembly to GPU machine code
- Enhances CUDA programming model
- Overcomes the CUDA dialect issue
- Maps CUDA features to other architectures




Approach	Offers a Single Codebase	Resolves CUDA Dialect Issue	NVIDIA Proprietary Free
Cross-platform (HIP, SYCL, Kokkos)	-	✓	✓
Clang CUDA	\checkmark	-	\checkmark
Intercept CUDA calls (ZLUDA)	✓		-
SCALE	 Image: A second s	1	\checkmark

Outline

- Motivation and overview
- SCALE's Clang compiler
 - Enhance CUDA: Inline PTX + Warnings + Extensions
 - \circ $\,$ Resolve CUDA Dialect Issue
 - Cross-Platform Compatibility
- Evaluation
- Conclusions

SCALE Compiler Process



Inline PTX Assembly with Optimal Performance

- PTX lop3: does any 3-input bitwise operations
- SCALE converts lop3 to optimal IR

```
constexpr uin32 t Op = (0 \times F0 \& 0 \times CC) \land (\sim 0 \times AA);
           asm(
               "lop3.b32 %0, %0, %1, %2, %3;"
               : "+r"(x)
               : "r"(y), "r"(z), "n"(OP)
           );
                        SCALE clang

    AMD GPU Machine Code

    LLVM IR

                                                                       v and b32 e32 v3, v4, v3
            %0 = and i32 %y, %x
                                        AMD backend
                                                                       v xnor b32 e32 v2, v5, v3
            %1 = xor i32 %0, %z
            %2 = xor i32 %1, -1
```

Richer Compiler Warnings & Language Extensions

- SCALE adopts clang's **stricter warning** behavior
 - Projects using -Werror may fail to compile
 - [[nodiscard]] throughs warnings when return codes are ignored
- SCALE enhances CUDA with **optional language extensions**
 - clang::loop_unroll offers explicit control over loop unrolling
 - __builtin_provable(bool X) used in static analysis

Resolve the CUDA Dialect Issue

Dialect Differences Between clang and nvcc

There is no formal CUDA spec, and clang and nvcc speak slightly different dialects of the language.

This section is painful; hopefully you can skip this section and live your life blissfully unaware.

- The is no formal CUDA specification \rightarrow NO "standard"
- The "standard" is defined by NVIDIA's nvcc behavior
- Many programs **fail** to **compile** with **clang**
 - E.g.: The following code is **accepted** by **nvcc**, but **rejected** by **clang**:

```
struct Foo {
    const int x = 2;
}
template<typename T>
    __device___ void bar(Foo& o, T y) {
        o.x = 7; // Invalid write to a const field
}
```

• SCALE offers an **nvcc mode** on its **clang compiler**

Match different Warp size of NVIDIA and AMD GPUs

- NVIDIA warp size is 32, whereas 64 in (some) AMD GPUs
 - This difference affects thread scheduling, synchronization, etc.
- Many CUDA applications assume NVIDIA's 32-thread warps
 - Different warp size leads to incorrect behaviors of operations like ballot and shuffle
- SCALE uses two techniques:
 - 1. warp32 emulation: Splits a 64-lane warps into two 32-lanes
 - 2. cudaLaneMask_t:
 - Extends warp-level operations to 64-lanes
 - Throughs warnings when wrong warp size is used

Convert NVIDIA's Compute Capability to AMD's

- Compute capability (cc) system enables hw specific features
- Returning AMD cc to CUDA apps results in errors
 - NVIDIA uses sm_60, sm_80
 - AMD uses gfx1030
- SCALE maps NVIDIA compute capability to a AMD
 - Using by **default sm_86** to ensure compatibility
 - Providing a CUDA installation directory per AMD target for more flexibility

Execute CUDA Libraries to AMD GPUs

- CUDA Runtime and Driver libraries
 - SCALE re-implements CUDA Runtime and Driver APIs using AMD system calls
- **CUDA-X libraries** such as cuBLAS and cuFFT
 - SCALE maps CUDA-X libraries to their functionality to AMD's ROCm equivalents
 - E.g. cublasCreate(...) → rocblas_create_handle(...)

Outline

- Motivation and overview
- SCALE's Clang compiler
 - Enhance CUDA: Inline PTX + Warnings + Extensions
 - Resolve CUDA Dialect Issue
 - Cross-Platform Compatibility: Warp size and Compute Capability system
- Evaluation
- Conclusions

Testbed

- Five different AMD GPUs microarchitectures
 - gfx900 (Vega 10, GCN 5.0)
 - gfx1030 (Navi 21, RDNA 2.0)
 - gfx1100 (Navi 31, RDNA 3.0)
 - and the **datacenter** grade gfx942 (MI300X, CDNA3), gfx94a (MI210, CDNA3)
- Real world applications
 - AMGX, FLAMEGPU2, ALIEN, GOMC, GPU JPEG2K, XGBoost, Fais \rightarrow **NO** AMD support
 - Rodinia suite, GPUJPEG, hashcat, LLaMA C++, Thrust, stdgpu \rightarrow HIP for AMD


CUDA Coverage

- SCALE currently supports
 - 13# open-source CUDA projects
 - 5# AMD GPU architectures
- To run all of those SCALE covers
 - 88% of the CUDA 12.6 runtime API
 - 70% of the CUDA driver API
 - 80% of the CUDA math API
 - 100% cuSOLVER, cuBLAS, and cuFFT


Run on AMD **only** with **SCALE**



Multiple code bases: HIP for AMD and CUDA for NVIDIA



SCALE offers near ROCm (native) performance



• Currently we focus in coverage and not in optimizations


Summary

- SCALE enables seamless execution of CUDA apps to AMD GPUs using
 - A **clang** based **compiler**: eliminates the need for multiple code based
 - An nvcc mode to its compiler to resolve the "CUDA dialect issue"
 - Language extensions to enhance GPU programming
- We demonstrate SCALE's capabilities using
 - 13# real world frameworks
 - 5# AMD architectures

Demo: run CUDA apps with SCALE, HIP, and CUDA

manos@sine-/original_apps/rodinia_suite/hip			
Ima SimpleScreenRecorder - × Ima SimpleScreenRecorder - × Ima N Particlefilter Ptx unix_eol.sh Ima Ima Pause recording Ima N Schedule: (inactive) Activate schedule Edit schedule Edit schedule VE Enable recording hotkey Enable sound notifications Hotkey: Ctrl + Shift + Alt + V Super + Information Preview Preview frame rate: Ima FPS in: 0.00 Previewing requires extra Note: Previewing requires extra	[] 1 test from TestUtilNVTX (0 ms total) [] 5 tests from CXXNamespaceTest [RNN CXXNamespaceTest.AgentFunctionsExplicit [RVN CXXNamespaceTest.AgentFunctionsDeclaration [RVN CXXNamespaceTest.AgentFunctionsDeclaration [RVN CXXNamespaceTest.AgentFunctionsDeclaration [RVN CXXNamespaceTest.AgentFunctionsDeclaration [CVXNamespaceTest.AgentFunctionsDeclaration [1 ms) [RVN CXXNamespaceTest.AgentFunctionsDirective [CVXNamespaceTest.AgentFunctionsDirective [0 ms) [RVN CXXNamespaceTest.AgentFunctionsAlias [RVN CXXNamespaceTest.AgentFunctionsAlias [RVN CXXNamespaceTest.AgentFunctionsAlias [CVXNamespaceTest.AgentFunctionsAliasMixed [1 ms) [CVXNamespaceTest.AgentFunctionsAliasMixed [1 ms) [] 5 tests from CXXNamespaceTest [] 5 tests from RTCNamespaceTest [RVN RTCNamespaceTest.AgentFunctionsAliasMixed		
Size in: 2550x1353 Size out: ? File name: ? File size: 0 B Bit rate: 0 bit/s Show recording area Log (YT impocanticy set Corror AT = 0, YT = 0, Az = 2500, YZ = 1 1440 [PageRecord:Startinput] Started input.	<pre>[0K] RTCNamespaceTest.AgentFunctionsExplicit (1839 ms) [RUW] RTCNamespaceTest.AgentFunctionsDeclaration [0K] RTCNamespaceTest.AgentFunctionsDeclaration [</pre>		
Tan lavaHD nx pathfinder Cancel recording Save recording Tanos(sine hip); Tanos(sine hip); Tanos(s	[manos@sine thirdparty-tests]\$ Device 0 [AND Radeon RX 7908 XX] PCIe GEN 4@16x RX: N/A TX: N/A GPU 0MHz MEM 96MHz TEMP 51*C FAN 0% POW 21 / 291 W 0%] MEM[0.026G1/23.984G1] Device 1 [NVIDIA GEForce RTX 3080 Ti] PCIe GEN 10/350 W 0.427G1/12.000G1] GPU 1 0%] MEM[0.427G1/12.000G1] 100 GPU0 % 100 GPU1 % GPU0 mem% 100 GPU1 % 75 50 50 50 25 25 25 25 0 -215 145 -75 05 PID USER DEV TYPE GPU GPU MEM CPU HOST MEM Command 0		

Demo: HIPify issues



SCALE: a Cross-Vendor extension of the CUDA Programming Model for GPUs

Thank you

Manos Pavlidakis

manos@spectralcompute.co.uk



