



# Unlocking the Power of GPUs: A Comprehensive Guide

### Manos Pavlidakis

Institute of Computer Science, Foundation for Research and Technology - Hellas, Greece

manospavl@ics.forth.gr

# Central Processing Unit (CPU)

- Is a latency-reducing architecture
- Optimized for serial tasks
- + Strengths
  - Very large main memory
  - Very fast clock speeds
  - Latency optimized via large caches
  - Small number of threads can run very quickly

### - Weaknesses

- Relatively low memory bandwidth
- Cache misses are very costly
- Low performance/watt

Core	Con trol	Core	Con trol		
L1 Cache		L1 Cache			
Core	Con trol	Core	Con trol		
L1 Cache		L1 Cache			
L2 Cache		L2 Cache			
L3 Cache					
DRAM					
CPU					

# Graphic Processing Unit (GPU)

- Is all about hiding latency
- Optimized for parallel tasks
- + Strengths
  - High bandwidth main memory
  - Significantly more compute resources
  - Latency tolerant via parallelism
  - High throughput
  - High performance/watt

### - Weaknesses

- Relatively low memory capacity
- Low single-thread performance



## Low Latency vs High Throughput

- CPU must minimize latency within each thread
- GPU hides latency with computation



GPU

k8

## **GPU architecture**

- NVIDIA H100 PCIe version specs
  - 114 SMs, 14592 FP32 CUDA Cores per GPU, 80 GB HBM2e, NVLin Gen 4, PCIe Gen 5
  - Peak FP64 = 25.6 TFLOPs, Peak FP64 Tensor Core = 51.2TFLOPs



GPU architecture	L0 Instruction Cache Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)	L0 Instruction Cache Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)		
PD Eques 5.0 Health Continued Lawrence of S	INT32         FP32         FP32         FP64           INT32         FP32         FP64         INT32         FP32           INT32         FP32         FP64         INT32         FP32         FP64           INT32         FP32         FP54         INT32         FP32         FP64           INT32         FP32         FP32         FP64         INT32         FP32         FP34           INT32         FP32         FP32         FP64         INT32         FP32         FP64           INT32         FP32         FP32         FP64         INT32         FP32         FP64           INT32         FP32         FP32         FP64         INT33         FP32         FP64           INT32         FP32         FP32         FP64         INT33         FP32	INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64		
	L0 Instruction Cache       L0 Instruction Cache         Warp Scheduler (32 thread/clk)       Warp Scheduler (32 thread/clk)         Dispatch Unit (32 thread/clk)       Dispatch Unit (32 thread/clk)         Register File (16,384 x 32-bit)       Register File (16,384 x 32-bit)			
	INT32         FP32         FP32         FP54           INT32         FP32         FP32         FP64           INT32         FP32         FP64         INT32         FP32           INT32         FP32         FP64         INT32         FP32         FP64           INT32         FP32         FP32         FP64         INT32         FP32         FP34           INT32         FP32         FP32         FP64         INT32         FP32         FP32           INT32         FP32         FP32         FP64         INT32         FP32         FP32           INT32         FP32	INT32         FP32         FP32         FP54           INT32         FP32         FP32         FP64           INT32         FP32         FP32         FP64           INT32         FP32         FP32         FP64           INT32         FP32         FP54           INT32         FP32         FP64           INT32         FP32 <t< td=""></t<>		
ระบุระระบบ สหรัฐสะ พรีโลล พรีโลล หรือสะ หรือสะ พรีโลล พรีโลล พรีโลล พรีโลล	Tensor Memory Accelerator			
Unlocking the Power of Accelerators	Tex Tex	Tex Tex		

SM

6

## **CPUs vs GPUs**

### NVIDIA Suite Speedup in logscale



Geometric mean of application speedups relative to Dual Broadwell CPU ESTIMATES ONLY| benchmark applications: Amber [PME-Cellulose\_NVE], Chroma [HMC], GROMACS [ADH Dodec], MILC [Apex Medium], NAMD [stmv\_nve\_cuda], PyTorch (BERT Large Fine Tuner], Quantum Espresso [AUSURF112-jR]; TensorFlow [ResNet-50], VASP 6 [Si Huge]; Random Forest make\_blobs (160000 x 64 : 10)

https://resources.nvidia.com/en-gb-eurocc-developer-day/nvidia-eurocc-keyway

## GPUs outperform CPUs in certain tasks

### ✓ Due to massive parallelism

CPU	GPU		
Several Cores	Many Cores		
Complex/Larger cores	Simpler/smaller cores		
Low latency	High throughput		
Good for serial processing	Good for parallel processing		
Good for almost all operations	Perfect for some operations		

## Other accelerators

- Intel and AMD GPUs
- FPGA: Field-programmable gate array (Xilinx, Intel Altera)
- ASIC: Application-Specific Integrated Circuit
  - TPU: Tensor Processing Unit (Google)
- Accelerators fit perfectly to accelerate compute-intensive applications as:
  - Financial
  - Face detection
  - Autonomous driving
  - Language Translation
  - Genomics

## How to select the optimal accelerator?

Application type	Processing speed	Processing/ Watt	Training	Inference
Speech processing	++	++	GPU, ASIC	CPU, ASIC
Face detection	++	++	GPU, FPGA	CPU, ASIC
Financial risk stratification	++	+	GPU, FPGA	CPU
Route planning	+	+	GPU	CPU
Dynamic pricing	++	+	GPU	CPU, ASIC
Autonomous driving	++	++	ASIC	GPU, ASIC, FPGA

https://www.mckinsey.com/industries/semiconductors/our-insights/artificial-intelligence-hardware-new-opportunities-for-semiconductor-companies#

## Well known accelerator programming models

- CUDA → NVIDIA GPUs
- HIP:
  - ROcM → AMD GPUs
  - CUDA  $\rightarrow$  NVIDIA GPUs
- oneAPI/SYCL → Heterogeneous accelerators

## A GPU application consist of host and device code

- Host: The CPU and its memory
  - Instruct the accelerator
- Device: The GPU and its memory
  - i.e. CUDA kernel



# Host and Device code





Programming languages for accelerators

Host code

Device code

## Choose the Abstraction layer that Works for You



Accelerated libraries by example

#### int main(

// allocate host memory for all matrices
float \*h\_A = (float \*)malloc(mem\_size\_A);
float \*h\_B = (float \*)malloc(mem\_size\_B);
float \*h\_C = (float \*) malloc(mem\_size\_C);

// initialize host memory for input A and B  $\,$ 

#### •••

// allocate device memory
cudaMalloc((void \*\*) &d\_A, mem\_size\_A);
cudaMalloc((void \*\*) &d\_B, mem\_size\_B);
cudaMalloc((void \*\*) &d\_C, mem\_size\_C);

#### // transfer data

cudaMemcpy(d\_A, h\_A, mem\_size\_A, cudaMemcpyHostToDevice); cudaMemcpy(d\_B, h\_B, mem\_size\_B, cudaMemcpyHostToDevice);

#### // setup execution parameters

dim3 threads(block\_size, block\_size); dim3 grid(matrix\_size/threads.x, matrix\_size/threads.y);

### // handle to the cuBLAS library context cublasHandle\_t handle; cublasCreate(&handle);

#### //Perform the mm

cublasSgemm(handle, TransposeA, TransposeB, widthB, heightA, widhtA, &alpha, d B, widthB, d A, widthA, &beta, d C, widthB));

#### // copy result from device to host cudaMemcpy(h\_C, d\_C, mem\_size\_C, cudaMemcpyDeviceToHost);

// Destroy the handle
cublasDestroy(handle);

### // clean up host and device memory free(...); cudaFree(d\_A);cudaFree(d\_B); cudaFree(d\_C);

Unlocking the Power of Accelerat

### Accelerated libraries: Parallel language: Hardware:

Frameworks:

**TensorFlow** 

FAST. FLEXIBLE. FREE

GROMAC

### Frameworks by example



JETSON XAVIER NX



## **MLPerf Data-center benchmarks**



https://inaccel.com/cpu-gpu-or-fpga-performance-evaluation-of-cloud-computing-platforms-for-machine-learning-training/

## Interesting technologies: Unified Memory

• One common address space between GPUs and CPUs



https://nichijou.co/cudaRandom-UVA/

## Interesting technologies: NVLink/NVSwitch

• Faster Scale-Up Interconnects



https://www.nvidia.com/en-us/data-center/nvlink/

# Interesting GPU technologies: GPUDirect

• Provides high-bandwidth and low-latency communications





With GPUDirect Storage

- Avoid extra copies in host memory
- Eliminates the use of CPU



- Provides direct communication between remote GPUs
- Eliminates the use of CPUs and the required buffer copies of data via the system memory
- Results in 10X better performance
- https://developer.nvidia.com/gpudirect

## Interesting GPU technologies: CUDA aware MPI

- It uses the traditional MPI properties
- BUT: Takes advantage of NVIDIA technologies
  - Such as GPUDirect and Unified Memory



# Interesting GPU technologies: NVSHMEM

- Is a parallel programming interface based on OpenSHMEM
- Creates a global address space for data residing on multiple GPUs
- Can be accessed via
  - Fine-grained GPU-initiated operations
  - CPU-initiated operations
  - Operations on CUDA® streams



### **NVSHMEM**



### MPI



### Efficient Strong-Scaling on Sierra Supercomputer



# Interesting GPU technologies: NCCL

- Implements multi-GPU and multi-node communication primitives
  - MPI can be used for CPU-to-CPU communication and NCCL for GPU-to-GPU communication
- Provides routines such as all-gather, all-reduce, broadcast, and p2p send/recv
- All are optimized to achieve high bandwidth and low latency
- Using PCIe for a single node and NVLink high-speed interconnects across nodes



### Performance

NCCL conveniently removes the need for developers to optimize their applications for specific machines. NCCL provides fast collectives over multiple GPUs both within and across nodes.

Programming languages for a

### Ease of Programming

NCCL uses a simple C API, which can be easily accessed from a variety of programming languages.NCCL closely follows the popular collectives API defined by MPI (Message Passing Interface).

### Compatibility

NCCL is compatible with virtually any multi-GPU parallelization model, such as: single-threaded, multithreaded (using one thread per GPU) and multi-process (MPI combined with multi-threaded operation on GPUs).

23

## Similar technologies for other accelerators

- Unified Memory
  - oneAPI/SYCL supports USM for Intel accelerators
  - ROCm supports also USM for AMD GPUs
- Fast interconnects
  - Intel has XeLink and AMD Infinity Fabric
- Accelerator aware MPI
  - Intel has Intel MPI for GPU clusters and AMD uses an extension of OpenMPI and Cray MPICH
- SHMEM
  - Intel has Intel SHMEM and and AMD has ROC\_SHMEM
- Collective Communication Library
  - Intel has oneCCL and AMD offers RCCL

## From CPU only Servers to Accelerated Computing



NVIDIA-Certified Servers

https://blogs.nvidia.com/blog/what-is-accelerated-computing/

### Thank you

Questions?

Manos Pavlidakis manospavl@ics.forth.gr