





Large-Scale Scientific Computations

School of Chemical Engineering

Computer Center

School of Mechanical Engineering

Parallel CFD and Optimization Unit School of Electrical and Computer Engineering

> Computing Systems Laboratory

Introduction to modern graphics processing units (GPU) architecture and programming in CUDA

Xenofon Trompoukis, Dr Mechanical engineer

School of Mechanical Engineering, NTUA, Parallel CFD & Optimization Unit email: xeftro@gmail.com


□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM

□ Various programming environments


Low cost & energy consumption based on their computational power












□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM

□ Various programming environments

Low cost & energy consumption based on their computational power



Theoretical GFLOP/s

CUDA Programming Guide v6.5








□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM

- □ Various programming environments
- Low cost & energy consumption based on their computational power










□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM

□ Various programming environments

Low cost & energy consumption based on their computational power









□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM


□ Various programming environments


Low cost & energy consumption based on their computational power

OpenCL: Cross platform implementation - C++

CUDA: Developed by NVIDIA, specialized for NVIDIA GPUs

- C++
- FORTRAN
- Python











□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

GPU embedded, low latency, RAM

□ Various programming environments

□ Low cost & energy consumption based on their computing power








□ Parallel processing units

□ High floating-point operations rate (double and single precision arithmetic)

- GPU embedded, low latency, RAM
- □ Various programming environments

Low cost & energy consumption based on their computational power















□ 1 sub-domain per GPU.

□ MPI → data transactions between GPUs on different computational nodes.

□ Shared "host" memory \rightarrow data transactions between GPUs on the same node.











GPUs = Powerful, massively parallel CPU co-processors










Thread



HPC Workshop

Thread: Fundamental computational unit GPU threads execute the same fragment of code (kernel) using different data (<u>SIMT</u>: Single Instruction Multiple Threads) accessing the same (device) memory.

GPU threads are grouped in warps (i.e. group of 32 threads) and are executed at GPU multiprocessors.

GPU threads of the same warp are executed in parallel in a synchronous manner.

<u>Block</u>: Cluster of warps

Each multiprocessor can execute at least a thread block.

GPU block threads, which belong to different warps, are executed in parallel and asynchronous manner.
 Synchronization and fast data transactions through shared memory

Grid: Cluster of thread blocks


A FERMI GPU can execute up to 24,576 threads in parallel The programmer defines the thread block and grid dimensions





Hello World

1	<pre>#include <cuda.h></cuda.h></pre>	
	<pre>#include <stdio.h></stdio.h></pre>	<pre>#include <cuda.h></cuda.h></pre>
	<pre>#include <string></string></pre>	
	<pre>#include <iostream></iostream></pre>	
5		
6	// kernels :	
- 1	globalvoid helloGPU();	global word halls(CDU())
8		<pre>global void helloGPU();</pre>
	// host functions :	
	<pre>void Stop(std::string);</pre>	
11		
12		
13		
	// ************************************	
	<pre>int main() // ***********************************</pre>	
17 18	1 // kernel launch :	
19	helloGPU<<< /*nbBlocks */ 1, /* nbThreads */ 1>>>(); fight hell	oGPU<< <griddim, blockdim="">>>();</griddim,>
20		
21	<pre>// synchronize host/device :</pre>	
22	<pre>cudaError t err = cudaDeviceSynchronize();</pre>	Host-Device Synchronization
23	<pre>if (err != cudaSuccess) Stop("");</pre>	
24	_ (<u>_</u> , <u>_</u> , <u>_</u> , <u>_</u> , <u>_</u> , <u>,</u> , <u>,</u> , <u>,</u> ,	
25	return 0;	
26	}	
27		
28	//	
29	//	
	// ************************************	
	<pre>void Stop(std::string error_message)</pre>	
	// ************************************	
33		
34		
35		
36 37		
	//	
39		
	// // *********************************	
41	<pre>global void helloGPU()</pre>	
42		
43		
44	<pre>printf("# hello world from thread %d in block %d\n",threadIdx.x,blockIdx.x);</pre>	
45	}	S NATIONAL TECHNICAL CEUroCC@Greece











Fermi:16 multiprocessors




L2 cache









1 FERMI multiprocessor consists of:

□ 32 (CUDA) cores

□ 4 Special Function Units (SFUs)

 \Box 2 warp schedulers

 $\hfill\square$ Shared memory

□ cache memory (L1, constant & texture)

□ 32768 32-bit registers



□ Thread blocks are "split" into the multiprocessors based on kernel's requirements on registers and shared memory. Then, the warp schedulers of each multiprocessor organize block threads into warps.

 \Box The best performing block size is related only with the GPU architecture and kernel requirements <u>not</u> with the application itself.





Vector summation

21	<pre>// CPU allocations :</pre>
22	<pre>const int size = 10;</pre>
23	<pre>double * A = new double[size];</pre>
24	<pre>double * B = new double[size];</pre>
25	<pre>double * C = new double[size];</pre>
26	
27	<pre>for (int i=0; i<size; a[i]="(double)i;</pre" i++)=""></size;></pre>
28	<pre>for (int i=0; i<size; b[i]="(double)i;</pre" i++)=""></size;></pre>
20	(100, 100, 100, 100, 100, 100, 100, 100,

53	// CPU	deallocation	is :
54	if (A)	delete[] A;	A = NULL;
55	if (B)	delete[] B;	B = NULL;
56	if (C)	delete[] C;	C = NULL;





Vector summation


```
// GPU allocations :
30
31
       double* A = (double*)GPUalloc( (void*)A, size*sizeof(double), "A" );
       double* B = (double*)GPUalloc( (void*)B,size*sizeof(double),"B" );
32
       double* C = (double*)GPUalloc( size*sizeof(double)."C" ):
33
    68
69 void* GPUalloc(const int size, std::string error message)
  70
71 {
72
      void* devp = NULL;
73
      cudaError t err = cudaMalloc(&devp,size);
      if (err != cudaSuccess) Stop("GPU allocation failed " + error message);
74
75
       return devp;
76
77 }
    81
82 void* GPUalloc(void* hostp. const int size. std::string error message)
    83 //
84 {
85
      void* devp = NULL;
       cudaError t err1 = cudaMalloc(&devp,size);
86
       if (errl != cudaSuccess) Stop("GPU allocation failed -" + error message + "-\n"
87
88
89
       cudaError t err2 = cudaMemcpy(devp,hostp,size,cudaMemcpyHostToDevice);
       if (err2 != cudaSuccess) Stop("invalid copy -" + error message + "-\n");
90
91
92
       return devp;
93 }
```

Large Scale Scientific Computations



(C EuroCC@Greece

Vector summation



```
******
107 //
    global void vectorAddGPU(const int size, double* A, double* B, double* C)
108
110 {
       const int i = blockDim.x*blockIdx.x + threadIdx.x;
111
       if (i < size)
112
113
       {
           C[i] = A[i] + B[i];
114
115
       }
116 }
```

```
58 // GPU deallocations :
59 cudaFree(_A); _A = NULL;
60 cudaFree(_B); _B = NULL;
61 cudaFree(_C); C = NULL;
```

HPC Workshop



Avoid threads running in parallel to write at the same memory position (memory conflict).


□ Threads from the same warp should access to the same device memory segment, since access to a 128-byte device memory segment can be performed within a single memory transaction.

Use Shared, constant and/or texture memory when possible.

□ Be careful with *if statements* – avoid thread divergence.

□ If it is possible, use single precision instead of double precision arithmetic. In Fermi GPUs, single precision operation rate is 2x higher than the double precision one.

 \Box Use all the available resources (GPU + CPU).









Avoid threads running in parallel to write at the same memory position (memory conflict).


□ Threads from the same warp should access to the same device memory segment, since access to a 128-byte device memory segment can be performed within a single memory transaction.

Use Shared, constant and/or texture memory when possible.

 \Box Be careful with *if statements* – avoid thread divergence.

□ If it is possible, use single precision instead of double precision arithmetic. In Fermi GPUs, single precision operation rate is 2x higher than the double precision one.

 \Box Use all the available resources (GPU + CPU).









Avoid threads running in parallel to write to the same memory position (memory conflict).


□ Threads from the same warp should access to the same device memory segment, since access to a 128-byte device memory segment can be performed within a single memory transaction.

Use Shared, constant and/or texture memory when possible.

 \Box Be careful with *if statements* – avoid thread divergence.

□ If it is possible, use single precision instead of double precision arithmetic. In Fermi GPUs, single precision operation rate is 2x higher than the double precision one.

 \Box Use all the available resources (GPU + CPU).







Avoid threads running in parallel to write to the same memory position (memory conflict).


□ Threads from the same warp should access to the same device memory segment, since access to a 128-byte device memory segment can be performed within a single memory transaction.

Use Shared, constant and/or texture memory when possible.

□ Be careful with *if statements* – avoid thread divergence.

□ If it is possible, use single precision instead of double precision arithmetic. In Fermi GPUs, single precision operation rate is 2x higher than the double precision one.

 \Box Use all the available resources (GPU + CPU).







Avoid threads running in parallel to write to the same memory position (memory conflict).


□ Threads from the same warp should access to the same device memory segment, since access to a 128-byte device memory segment can be performed within a single memory transaction.

Use Shared, constant and/or texture memory when possible.

 \Box Be careful with *if statements* – avoid thread divergence.

□ If it is possible, use single precision instead of double precision arithmetic. In Fermi GPUs, single precision operation rate is 2x higher than the double precision one.

\Box Use all the available resources (GPU + CPU).








Dot product

6 #define nbThreads 128

```
112 //
             void dotProductGPU(const int size, double* A, double* B, double* C)
113
      global
                          ******
114 //
115 {
                   double dot[nbThreads]; dot[threadIdx.x] = 0.;
116
           shared
117
         const int i = blockDim.x*blockIdx.x + threadIdx.x;
118
         if (i < size)
119
120
         {
121
               dot[threadIdx.x] = A[i] * B[i];
122
         }
123
         block reduction2(dot);
124
125
126
         if (threadIdx.x == 0)
127
         {
               C[blockIdx.x] = dot[0];
128
129
         }
130 }
```







Dot product

```
148 /
               void block reduction2(double* dot)
149
      device
150
    11
151 {
152
          if (nbThreads != 128)
153
          {
                printf(" *** W A R N I N G : block reduction2 works only for 128 threads per block\n");
154
155
          }
156
157
            syncthreads(); if (threadIdx.x < 64) dot[threadIdx.x] += dot[threadIdx.x + 64];</pre>
158
            syncthreads(); if (threadIdx.x < 32) dot[threadIdx.x] += dot[threadIdx.x + 32];</pre>
            syncthreads(); if (threadIdx.x < 16) dot[threadIdx.x] += dot[threadIdx.x + 16];</pre>
159
            syncthreads(); if (threadIdx.x < 8) dot[threadIdx.x] += dot[threadIdx.x + 8];</pre>
160
            syncthreads(); if (threadIdx.x < 4) dot[threadIdx.x] += dot[threadIdx.x +
161
                                                                                           41:
            syncthreads(); if (threadIdx.x < 2) dot[threadIdx.x] += dot[threadIdx.x + 2];</pre>
162
163
            syncthreads(); if (threadIdx.x < 1) dot[threadIdx.x] += dot[threadIdx.x + 1];
164 }
                                                    Array Element
                                                              9 10 11 12 13 14 15
                                                           8
                                          3
                                             4
                                                5
                                                    6
                                     +
                                                +
                       size 8
                                  +
                                            +
                                                   +
                                     +
                       size 4
                       size 2
```

HPC Workshop

Large Scale Scientific Computations



(C EuroCC@Greece

Summary

- □ __global__ : GPU function launched by the host (kernel)
- □ _____ device___ : GPU function launched by the device
- □ __host___ : CPU function launched by the host
- □ _____shared____: Variable in the shared memory
- __syncthreads() : Block thread synchronization
 cudaDeviceSynchronize() : CPU-GPU synchronization
- □ cudaError_t cudaMalloc(void** ptr, size_t size);
- □ cudaError_t cudaFree(void* ptr);
- □ cudaError_t cudaMemcpy(void* destination, void* source, size_t size, cudaMemcpyKind kind);






Matrix-matrix multiplication



// matrix-matrix multiplication on GPU :
dim3 dimBlock(blockSize,blockSize);
dim3 dimGrid (NI,NJ);




matmulGPU_2<<<dimGrid, dimBlock>>>(_A,_B,_C);








Matrix-matrix multiplication



Matrix-matrix multiplication









```
243 //
244
             void matmulGPU 2(double* A, double* B, double* C)
      global
245 //
         ******
246 {
            shared double A[blockSize][blockSize];
247
            shared double B[blockSize][blockSize];
248
249
250
          const int igl = blockIdx.x*blockDim.x + threadIdx.x;
251
          const int jgl = blockIdx.y*blockDim.y + threadIdx.y;
252
253
          double cvalue = 0.;
254
          for (int k=0; k< NK; k++)</pre>
255
          {
256
                A[threadIdx.x][threadIdx.y] = 0.;
                B[threadIdx.x][threadIdx.y] = 0.;
257
258
259
                const int iloc = k*blockSize + threadIdx.x;
                const int jloc = k*blockSize + threadIdx.y;
260
261
                if (jloc < nk && igl < ni) A[threadIdx.x][threadIdx.y] = A[index(igl ,jloc, nk)];</pre>
262
                if (iloc < nk && jql < nj) B[threadIdx.x][threadIdx.y] = B[index(iloc,jql , nj)];</pre>
263
264
                syncthreads();
265
266
                for (int m=0; m<blockDim.y; m++) cvalue += A[threadIdx.x][m] * B[m][threadIdx.y];</pre>
267
          }
268
          if (igl < ni && jgl < nj)
269
270
          {
                C[index(igl,jgl, nj)] = cvalue;
271
272
          }
273 }
```

